A Domain Extension Algorithm for Digital Error Correction of Pipeline ADCs
نویسندگان
چکیده
A domain extension algorithm to correct the comparator offsets of pipeline analog-to-digital converters (ADCs) is presented, in which the 1.5-bit/stage ADC quantify domain is extended from a three-domain to a five-domain. This algorithm is designed for high speed and low comparator accuracy application. The comparator offset correction ability is improved. This new approach also promises significant improvements to the spurious-free dynamic range (SFDR), the total harmonic distortion (THD), the signal-to-noise ratio (SNR) and the minor analog and digital circuit modifications. Behavioral simulation results are presented to demonstrate the effectiveness of the algorithm, in which all absolute values of comparator offsets are set to |3Vref/8|. SFDR, THD and SNR are improved, from 34.62-dB, 34.63-dB and 30.33-dB to 60.23-dB, 61.14-dB and 59.35-dB, respectively, for a 10-bit pipeline ADC.
منابع مشابه
A Digital Calibration Algorithm with Variable-amplitude Dithering for Domain-extended Pipeline Adcs
The pseudorandom noise dither (PN dither) technique is used to measure domain-extended pipeline analog-to-digital converter (ADC) gain errors and to calibrate them digitally, while the digital error correction technique is used to correct the comparator offsets through the use of redundancy bits. However, both these techniques suffer from three disadvantages: slow convergence speed, deduction o...
متن کاملOptimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm
In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...
متن کاملScalable Mismatch Correction for Time-interleaved Analog-to-Digital Converters in OFDM Reception1
Realization of all-digital baseband receiver processing for multi-Gigabit communication requires analog-to-digital converters (ADCs) of sufficient rate and output resolution. A promising architecture for this purpose is the time-interleaved ADC (TI-ADC), in which L “sub-ADCs” are employed in parallel. However, the gain, timing and voltage-offset mismatches between the sub-ADCs, if left uncompen...
متن کاملDigital Estimation and Correction of DAC Errors in Multibit ADCs
An adaptive digital algorithm is described for acquiring and correcting the errors of the feedback DAC used in a multibit ADC. The method is highly accurate, and is particularly useful for wideband ADCs, where mismatch error shaping becomes ineffective.
متن کاملModelling of Digital Assisted Backend Correction Analogue to Digital Converters with Verilog-A
Problem statement: Pipelined architecture is considered to be the most suitable for highspeed and high-resolution applications among varies Nyquist Analogue to Digital Converters (ADCs) in nowadays digital signal processing domain. But the pipeline power consumption is growing with the technology scaling. For a pipeline ADC with high speed and high resolution, the fore-end track and hold amplif...
متن کامل